



U.S. UTILITY PATENT APPLICATION

SCANNED ² SA QA A.G.

PATENT DATE

APPLICATION NO. 09/816480	CONT/PRIOR F	CLASS 703	SUBCLASS 22	ART UNIT 2123	EXAMINER SERGEANT
------------------------------	-----------------	--------------	----------------	------------------	----------------------

Katsuyoshi Kohno
Atsushi Mizuno

Design verification method, design verification device for microprocessors, and pipeline simulator generation device

PTO-2040
12/99

PREPARED AND APPROVED FOR ISSUE

ISSUING CLASSIFICATION

ORIGINAL							CROSS REFERENCE(S)							
CLASS				SUBCLASS			CLASS		SUBCLASS (ONE SUBCLASS PER BLOCK)					
INTERNATIONAL CLASSIFICATION														
			/											
			/											
			/											
			/											
			/											
			/											
			/											

☐ Continued on Issue Slip Inside File Jacket

<input type="checkbox"/> TERMINAL DISCLAIMER	DRAWINGS		CLAIMS ALLOWED	
	Sheets Drwg.	Figs. Drwg.	Print Fig.	Total Claims
<input type="checkbox"/> a) The term of this patent subsequent to _____ (date) has been disclaimed.	_____ (Assistant Examiner) (Date)		NOTICE OF ALLOWANCE MAILED 	
<input type="checkbox"/> b) The term of this patent shall not extend beyond the expiration date of U.S Patent. No. _____ _____ _____	_____ (Primary Examiner) (Date)		ISSUE FEE Amount Due Date Paid	
<input type="checkbox"/> c) The terminal _____ months of this patent have been disclaimed.	_____ (Legal Instruments Examiner) (Date)		ISSUE BATCH NUMBER	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.				

Form PTO-438A
(Rev. 10/97)

(LABEL AREA)

(FACE)

BEST AVAILABLE COPY